I claim:

5.

2

1	1.	An apparatus, comprising:
2		a first register to store default configuration data;
3		a second register coupled to the first register to store active configuration data;
4		an input circuit coupled to the second register; and
5		control logic coupled to the first register, the second register, and the input
6		circuit to load the second register with data selected from either the
7		default configuration data from the first register or input data from the
8		input circuit.
1	2.	The apparatus of claim 1, further comprising:
2		reset logic coupled to the first register and the second register, the reset logic to
3		select between loading the second register with the default configuration
4		data and retaining a previous content of the second register in the second
5		register.
1	3.	The apparatus of claim 2, wherein the reset logic includes:
2		a first reset line to carry a first reset signal to load default data from the first
3		register into the second register.
1	4.	The apparatus of claim 3, wherein the first reset line is a power-up reset line.

The apparatus of claim 2, where the reset logic includes:

a programmable selection circuit to store a selection value; and




3		a second reset line coupled to the programmable selection circuit to carry a							
4		second reset signal;							
5		wherein a value in the programmable selection circuit is to determine if the							
6		second reset signal causes the second register to be loaded with the							
7		default configuration data from the first register or causes the second							
8		register to retain its data.							
1 2	6. line.	The apparatus of claim 5, wherein the second reset line is a warm-start reset							
1	7.	The apparatus of claim 1, wherein the input circuit is to receive write data from							
2		a data bus, the write data comprising programmable configuration data.							
1	8.9.	The apparatus of claim 1, wherein the first register is a non-volatile register. The apparatus of claim 1, wherein the second register is a volatile register.							
1	10.	The apparatus of claim 1, wherein the default configuration data defines a first							
2	memory configuration and the programmable configuration data defines a second								
3	memo	ry configuration.							
1									
1	11.	A system, comprising:							
2		a processor;							
3		a memory subsystem coupled to the processor and comprising flash memory,							
4		the flash memory including:							



)							Attacey Docket No. 42390P1007
				• .	~		

5		a first register to store default configuration data;
6		a second register coupled to the first register to store active
7		configuration data;
8		an input circuit coupled to the second register; and
9		control logic coupled to the first register, the second register, and the
10		input circuit to load the second register with data selected
11		between the default configuration data from the first register and
12		input data from the input circuit.
1	12.	The system of claim 11, further comprising:
2		reset logic coupled to the first register and the second register, the reset logic to
3		select between loading the second register with the default configuration
4		data and retaining a previous content of the second register in the second
5		register.
1	13.	The system of claim 12, wherein the reset logic includes:
2		a first reset line to carry a first reset signal to load default data from the first
3		register into the second register.
1	14.	The system of claim 13, wherein the first reset line is a power-up reset line.
1	15.	The system of claim 12, where the reset logic includes:
2		a programmable selection circuit to store a selection value; and
3		a second reset line coupled to the programmable selection circuit to carry a

second reset signal;




5		wherein a value in the programmable selection circuit is to determine if the						
6		second reset signal causes the second register to be loaded with the						
7		default configuration data from the first register or causes the second						
8		register to retain its data.						
1	16.	The system of claim 15, wherein the second reset line is a warm-start reset line.						
1	17.	The system of claim 11, wherein the input circuit is to receive write data from a						
2		data bus, the write data comprising programmable configuration data.						
1	18.	The system of claim 11, wherein the first register is a non-volatile register.						
		-						
1	19.	The system of claim 11, wherein the second register is a volatile register.						
1	20.	The system of claim 11, wherein the default configuration data defines a first						
2	memory configuration and the programmable configuration data defines a second							
3	memory configuration.							
1								
1	21.	A method, comprising:						
2		providing, in a memory device, a first register containing default configuration						
3		data;						
4		selecting active configuration data from between the default configuration data						
5		in the first register and input data from an input logic circuit;						
6		writing the active configuration data into a second register; and						

1



- using the active configuration data in the second register to specify a
- 8 configuration.
- 1 22. The method of claim 21, wherein providing the first register includes providing
- 2 a non-volatile register.
- 1 23. The method of claim 21, wherein writing into the second register includes
- writing into a volatile register.
- 1 24. The method of claim 21, further comprising:
- loading the default configuration data from the first register into the second
- register upon assertion of a first reset signal.
- 1 25. The method of claim 24, wherein assertion of a first reset signal includes
- 2 assertion of a power-up reset signal.
- 1 26. The method of claim 21, further comprising:
- selecting, upon assertion of a second reset signal, between retaining the active
- 3 configuration data in the second register and loading the default
- 4 configuration data from the first register into the second register.
- 1 27. The method of claim 26, wherein assertion of a second reset signal includes
- 2 assertion of a warm-start reset signal.



- The method of claim 21, wherein selecting active configuration data includes
 selecting programmable configuration data from the input logic circuit to define
 an operational configuration of a memory that is different than defined by the
 default configuration data.
- The method of claim 21, wherein selecting active configuration data includes selecting default configuration data to define a predetermined intended operational configuration of a memory.